Introduction
Recently, high-speed display driving circuits require thin film transistor (TFTs) to operate at low voltages and high driving currents, with a low threshold voltage. Using a thin gate oxide can increase the driving current of TFTs [1] . Therefore, we use hafnium dioxide (HfO 2 ) due to high-k value (~25), widebandgap, acceptable band alignment, and superior thermal stability with poly-Si [1] . However Low-Temperature Polycrystalline Silicon (LTPS) TFTs with high-k gate dielectric would suffer from a more undesirable gate-induced drain leakage (GIDL) current. To address this GIDL issue, application CF 4 plasma on poly-Si film, have been applied to effectively improve the device performance by reducing the trap state densities [2] . Besides native oxide on poly-Si film will increase the interface roughness, gate oxide leakage current. We have used HF dip to reduce of native oxide [3] .
Experiment
Fig . 1 illustrates the key fabrication steps for the proposed HfO 2 LTPS TFTs. The fabrication started by depositing a 70 nm amorphous Si (α-Si) layer at 550℃ in a low-pressure chemical vapor deposition (LPCVD) system on Si wafers capped with a 600 nm thick thermal oxide layer. The depositedα-Si layer was then recrystallized by the SPC process at 600 ℃ for 24 h in N 2 ambient. The individual active region was patterned and defined. Then the four conditions of surface treatments applied on the recrystallized poly-Si film in table I. Afterward, a 20 nm HfO 2 film was deposited to serve as the gate dielectric by sputter system, followed by a realization of rapid thermal anneal (RTA) at 600℃ for 30 s in N 2 ambient to improve the gate-dielectric quality. Next, a 200 nm thick poly-Si was deposited and patterned for the gate electrode. After a self-aligned phosphorous ion implantation was performed at 30 keV to a dose of 5 × 10 15 cm -2 to dope the source/drain regions, the dopant was activated by the thermal budget of 600 ℃ for 12 h. After a 200 nm passivation SiO 2 layer was deposited by PECVD at 300 ℃, the contact holes were patterned by a two-step etching process. The 200 nm oxide layer and 20 nm HfO 2 layer were etched by BOE solution and RIE, respectively. Finally, a typical 600 nm Al metallization was performed, followed by 400 ℃ sintering in the thermal furnace. Fig. 2 shows the current density vs gate voltage (J-V) characteristics of four conditions. The breakdown voltage of conditions CF 4 and HF + CF 4 was deceased. We suppose the fluorine passivation plays a role in blocking oxygen diffusion into the Si, resulting in an CET reduction for the HfO 2 gate dielectrics. Fig. 3 shows typical capacitor-voltage (C-V) characteristic of the MOS capacitor at 100 kHz. The thinner equivalent-oxide thickness (EOT) extracted from C-V curves was obtained for the HfO 2 gate dielectrics with HF dip and CF 4 plasma treatment. Fig. 4 shows the typical I d -V ds for HfO 2 LTPS TFTs. The drawn channel length (L) and channel width (W) are 5μm and 50 μm, respectively. Obviously, the driving current of HF + CF 4 condition LTPS TFT (about 30 μA) is three times higher than that of control sample LTPS TFT (about 11.8 μA) at V ds = 4 V and V gs = 5 V. Fig. 5 depicts the transfer characteristics of HfO 2 LTPS TFTs at V ds = 0.1 V. The measured as well as extracted device parameters are summarized in table II. Therefore, the fluorine passivation of trap states is found to greatly improve characteristics with HF dip and CF 4 plasma treatments [2] . Notably, the maximum GIDL current of the HfO 2 LTPS TFT with HF dip and CF 4 plasma treatments (0.156 nA) is more lower than sample without HF dip and without CF 4 plasma treatments (30 nA). This is attributed to two reasons: First, HF dip to reduce interface roughness. Second, the trap states at the grain boundaries can be effectively passivated by the CF 4 plasma treatment, leading to an improved electrical performance [2] . Fig. 7 and 8 shows the transfer characteristics and output characteristics of the LTPS TFTs under stress, respectively. The stress was performed at 25 ℃ with the stress gate voltage of 3 V for 1000 s. The drawn channel length (L) and channel width (W) are 6μm and 50 μm, respectively. We can observe that the shift of V TH , degradation of S.S. and drive current of device under control sample are all more serious than those of devices under HF + CF 4 sample. The improvement of HF + CF 4 sample is a result of the fluorine passivation, which reduces trap-state density and forms stronger Si-F bonds to replace the weak Si-H bonds in the poly-Si channel and the HfO 2 gate dielectric/poly-Si interface.
Results and Discussion

I. Typical Characterisation of TFTs
II. Fluorine Effects on the Reliability of TFTs
III. Mechanism of the Fluorine Passivation on Grain Boundary
We can observe low field-effect mobility (μFE) with HF dip in table II, we suppose it is attributed to interface roughness and high-k dipole, resulting scatting effect. The S.S. and trap-states greatly improved by using HF dip and CF 4 plasma treatment due to fluorine incorporation at the HfO 2 / poly-Si interface. Fig. 9 illustrates the strong Si-F bonds replace the dangling bonds for the fluorinated poly-Si film by CF 4 plasma treatment.
Conclusions
The HfO 2 LTPS TFT with HF dip and CF 4 plasma treatments exhibits better electrical properties including V TH , field-effect mobility, S.S., on-state characteristics and I on /I off . In conclusion CF 4 plasma on poly-Si film, have been applied to effectively improve the device performance by reducing the trap state densities. Fig. 1 The schematic cross-section for HfO 2 LTPS TFT. Table I . Four process conditions of Poly-Si surface treatments. Fig. 2 The J-V characteristics of the variation surface treatment on poly-Si films for the top gate applied with a positive bias. Illustrates the strong Si-F bonds replace the dangling bonds by CF 4 plasma treatment. -347-
